

# CONTROL SHEET TRANSLATION DIVISION SCIENTIFIC LIBRARY CP 3/4 Room 2C15 Tel: 557-3193



SECTION 1: TO BE COMPLETED BY	SECTION 3: TO BE COMPLETED BY TRANSLATIONS DIVISION
COMPLETE ONE CONTROL SHEET FOR EACH DOCUMENT, OTHERWISE DOCUMENT WILL RETURNED!!!  7. DATE: Oct. 29, 1990 2. NAME: Huy Nai	1. PTO CONTROL NO.: 91-411  7. DATE LOGGED IN: 15-37.46  9. WORDS (PTO): 16-37.46  9. WORDS (CONTR.):
3. ORGANIZATION (E.g., Art Unit):  AV 254	• TRANSLATED PAGES:
°Buliding and Room No.: CPA-7EOC °Telephone No.: 308-3930	FOR IN-HOUSE TRANSLATIONS
OCCUMENT IDENTIFICATION (Check one): PATENT	11. TRANSLATOR: 13. DATE ASSIGNED: DATE BEGUN:
4. Number: 62-10619 5. Language: 50,000 P. Japan 6. Country: 50,000 P. Japan	15. DATE COMPLETED: TRANSLATING TIME:
ARTICLE  4. Author: 5. Language:	FOR CONTRACTOR TRANSLATIONS 11. CONTRACTOR:
LETTER OR OTHER DOCUMENT 5. Language:	10. PRIORITY (Sent): S 11. COST/WORD (Sent): \$
<ul><li>6. Country:</li><li>TO BE USED WITH (if applicable):</li></ul>	11. COST/WORD (returned): \$ 12. TURN-AROUND TIME (days):
Serial No.: Appeal No.:  7. TRANSLATION NEEDED BY (date):	13. DATE SENT: 10.30-90 14. DATE DUE: 15. DATE RETURNED: 17-00-90
TRANSLATION DELIVERY MODE:  Send via in-house mail	16. COPY ORDERED (cost): \$
Will pick up at Translation Div.	* REQUESTER 1ST NOTIFICATION Date: //- /5.//
°SECTION 2: TO BE COMPLETED BY SEARCH AREA (Only if: (1) Document is a patent published after 1968 and (2) an English language equivalent is acceptable.)  IF FOUND: Equivalent, Ctry/No. In-house translation SEARCH DATE: SEARCHER*S INITIALS:	* REQUESTER 2nd NOTIFICATION Date:  Date FORWARDED:

Active Matrix Panel Toshiyuki Misawa

UNITED STATES PATENT AND TRADEMARK OFFICE Washington, D.C. November, 1990

Country : Japan

Document No. : 62-10619

Document Type : Kokai

Language : Japanese

Inventor : Toshiyuki Misawa

Applicant : Seiko Epson K.K.

: G 02 F 1/133

G 09 F 9/35 G 09 G 3/36 H 01 L 27/12

Application Date : July 9, 1985

Publication Date : January 19, 1987

Application No. : 60-150517

Foreign Language : Akuteibu Matorikusu Paneru

Title

1.

English Title : Active Matrix Panel

Specifications /\*109

Title of Invention
 Active Matrix Panel

#### 2. Claim

- 1) An active matrix panel which features establishing an MOS capacitor that is formed by use of thin film with the same construction as that of the gate insulating form of a thin film transistor, said MOS capacitor is parallel to a capacitor which consists of a liquid crystal in the active matrix panel which is comprised of the aforementioned liquid crystal group connected to a data line between the aforementioned thin film transistor group, which controls the ON/OFF by plural data lines, plural gate lines and the said gate line, and the said thin film transistor group;
- 2) the active matrix panel of the aforementioned MOS capacitor, mentioned in Paragraph 1 of the claim which features connecting one electrode to a picture element and another electrode to a gate line of a picture element or a fixed potential line that is adjacent thereto in the longitudinal direction;
- 3) an active matrix panel in Paragraph 1 of the claim which features the substrate of the aforementioned MOS capacitor which we suppose is a silicon thin film that is not doped with impurities;
- 4) an active matrix panel in Paragraph 1 of the claim which features the substrate of the aforementioned MOS capacitor which we suppose is a silicon thin film doped with p-type and n-type impurities.

<sup>\*</sup> Numbers in the margin indicates pagination in the foreign text.

## 3. Detailed Specifications

(Industrial Applications)

The present invention is related to an active matrix panel constructed by use of a thin film transistor (abbreviated TFT below).

(Outline of Invention)

The present invention enlarges the liquid crystal capacity, from an appearance standpoint, by establishing an MOS capacitor that has the same construction as the aforementioned TFT, and is parallel to a capacitor which is comprised of the aforementioned liquid crystal, in an active matrix panel by driving the liquid crystal that uses the TFT and which improves the display performance.

/110

(Conventional Technology)

In the active matrix panel which utilized the TFT as the switching element, conventionally, the picture element portion of one picture element part is structured by data line 1, gate line 2, TFT 3 and liquid crystal cell 4, as shown in Figure 7. A desirable performance as described in a document entitled Merchandised Liquid Crystal Pocket Color Televisions (Nikkei Electronics, 9-10-1984 Issue) is acquired by use of a thin film transistor as the structure element. However, if we suppose that a high precise display is to be realized by the picture element dimensions which we suppose are fine, the problem, as shown below, is (foreign text is illegible).

(Issues and Objectives to be Resolved by the Invention)

We suppose that the dimensions of one picture element for a / conventional active matrix panel are length e, width b. R, is the ON resistance of the TFT and R2 is the OFF resistance of the TFT, C(illeq.) is the capacity of the liquid crystal cell. Here, the fineness of the planar dimensions are tested in contrast to the previously described conventional panel, by not altering the crosssectional dimensions. (Countermeasures are necessary against the deterioration of the contrast due to the reconstruction of the manufacturing process of the TFT and the retardation of the liquid crystal in order to alter the cross-sectional dimensions, which are / accompanied by severe difficulties). If we suppose that the reduction coefficient is 1/k, the picture element dimension of a new active matrix panel becomes length e/k and width b/k. Moreover, the ON resistance and the OFF resistance of the TFT, which is  $R_1$  and  $R_2$ , respectively, do not change. The capacity of the liquid crystal cell becomes  $C_{(illeq.)}/k^2$ . Consequently, the time constant of the picture element selective time is reduced by  $r_1C_{(illeg.)}-1/k^2R_1C_{(illeg.)}$ . The time constant of the picture element selective time is reduced by  $R_2C_{(illeg.)}-1/k_2R_2C_{(illeg.)}$ . On the other hand, the write-in time of the signal to the picture element is shortened and the holding time of the electric charge is compressed  $1/k^{(illeg.)}$ , the effective value of the voltage added to the liquid crystal cell is reduced. This matter raises the contrast inferiority and the display inadequacy of the cross tracks in the active matrix panel.

The present invention resolves the display inadequacy of the active matrix panel which accompanies the refining of the picture

element dimensions so it has a desirable contrast, which is the objective to supply a high precise active matrix panel.

(Means to Resolve the Issues)

The solitary holding time, as mentioned above, is prevented from being reduced so that the MOS capacitor of the same construction as the gate insulating film of the TFT is formed and the capacity value of the liquid crystal cell, from an appearance standpoint, is enlarged.

#### (Function)

If we suppose that the capacity value of the MOS capacitor established in the TFT substrate is  $C_M$ , the capacity of one picture element of the active matrix panel, in which the dimensions are compressed by 1/k, become  $1/k^2C_{(illeg.)} + C_M$ . Consequently, the time constant of the selective time becomes  $R_2(1/k^2C_{(illeg.)} + C_M)$ . It becomes possible to prevent the shortening of the holding time of the voltage stored in the picture element. The results are that the contrast inferiority and the cross track, etc., are not invoked and the high precision of the active matrix panel can be realized. (Example)

Below, the example of the present invention is described, based on the drawings.

A complete drawing of the active matrix panel is shown in Figure 8. In the same drawing, 5, 6 and 7 are gate line; 8, 9 and 10 are data wiring; 11, 12, 13 and 14 are thin film transistors; 15, 16, 17 and 18 are liquid crystal cells. The operation of the active matrix panel is described in detail in the document entitled Merchandised Liquid Crystal Pocket Color Televisions (Nikkei

Electronics, 9-10-1984 Issue).

Figure 1 is a view which shows the structure of the active matrix panel for the present invention. In the same drawing, 19 is the gate line, 20 is the data line, 21 is a thin film transistor, 22 is a liquid crystal cell, 23 a MOS capacitor of the same construction as the thin film transistor 21, 56 is a counter electrode of the liquid crystal cell. Gate 25 of MOS capacitor 23 is connected to thin film transistor 21 and liquid crystal cell 22. The substrate of the MOS capacitor 23 is connected to the fixed potential line 24.

One example of the cross-sectional construction for the /111 active matrix panel in Figure 1 is shown in Figure 3. In Figure 3, 26 is the transparent substrate; 27 and 28 are the first silicon thin films, 29 and 30 are the gate insulating films, 31 and 32 are the second silicon thin films, 33 is the layer insulating line; 34 is the transparent conductive line; 35 is the liquid crystal, 36 is the counter electrode. 27, 29 and 31 are the substrate, gate insulating line and gate of the thin film transistor 21, respectively. 28, 30 and 32 are the substrate, gate insulating line and gate of the MOS capacitor 23, respectively.

Figure 2 is a view which shows another construction of the active matrix panel for the present invention. In the same drawing, 37 is the gate line; 38 is the data line; 39 is the thin film transistor; 40 is the liquid crystal cell, 41 is the MOS capacitor of the same construction as the thin film transistor 39; 57 is the counter electrode of the liquid crystal cell. The substrate 42 of the MOS capacitor 41 is connected to the thin film

transistor 39 and the liquid crystal cell 40. The gate 43 of the MOS capacitor 41 is connected to the fixed potential line 44.

One example of the cross-sectional construction of the active matrix panel in Figure 2 is shown in Figure 4. In Figure 4, 45 is the transparent substrate; 46 and 47 are the first silicon thin films; 48 and 49 are the gate insulating films; 50 and 51 are the second silicon thin films; 52 is the layer insulating films; 53 is the transparent conductive film; 54 is the liquid crystal; 55 is the counter electrode. 46, 48 and 50 are the substrate, gate insulating film and gate of the thin film transistor 39 in Figure 2, respectively. 47, 49 and 51 are the substrate, gate insulating film and gate of the MOS capacitor 41 in Figure 2, respectively.

Figure 5 and Figure 6 are views which show the construction of the fixed potential line 24 in Figure 1 and the fixed potential line 44 in Figure 2. According to Figure 5 and Figure 6, for convenience sake, the MOS capacitor is shown by the structure of Figure 1; however, it is rearranged in the structure of Figure 2 and does not change due to the gist of the present invention.

Figure 5 is a view which shows two picture elements that are adjacent thereto in the longitudinal direction. 58, 59 and 60 are fixed potential lines. Fixed potential lines 62 and 63 are potentially fixed in that the MOS capacitors 64 and 65 become a state of  $C_M$ .

Figure 5 and Figure 6 are different in that the adjacent gate lines are substituted by constant potential lines. In this case, the MOS capacitors 69 and 70 do not becomes the normal  $C_{\text{M}}$  state. The aforementioned MOS capacitors do not perform the electrical

charging holding function. In this case, the p-type and n-type impurity ions are selectively doped in the substrates of the MOS capacitors 69 and 70. Consequently, in Figure 3 and Figure 4, we suppose a construction in which p-type and n-type impurities are doped in the substrates 28 and 47 of the MOS capacitors.

(Results of the Invention)

It is possible to prevent a decline in the contrast and a deterioration of the display performance of the cross tracks, etc. by the reduction of the holding time which does not generate a picture element on the occasion of miniaturization and high densification, due to construction of the active matrix panel by use of the present invention.

As for the present invention, the capacity value per capacitor unit area, for the aforementioned electric charge holding, can be made large by forming a charge-holding capacitor by use of a gate insulating film of the same construction as the thin film transistor, that is parallel to the liquid crystal cell. Consequently, the area ratio of the capacitor for electric charge holding included in the picture element, is small upon completion.

Also, it is not entirely necessary to perform a specific manufacturing process in order to make a capacitor for electric charge holding, by installing a constant potential line in order to hold the MOS capacitor, for electric charge holding, at a normal  $C_{\text{M}}$  state. It becomes possible to manufacture using a conventional-type process.

On one hand, if a construction which dopes impurities in the substrate of the MOS capacitor is employed, a MOS capacitor can be

formed by a manufacturing process by use of the gate line of the picture element which is adjacent to the one which increases the one manufacturing process. The aperture rate of the picture element is greatly maintained.

#### 4. Simple Description of the Drawings

Figure 1 is a structural view of the active matrix panel for the present invention.


Figure 2 is another structural view of the present invention.

Figure 3 and Figure 4 are cross-sectional views of the /112 active matrix panel of the present invention, shown in Figure 1 and Figure 2, respectively.


Figure 5 and Figure 6 are structural views which show the connection of the MOS capacitors inside the active matrix panel, of the present invention.

Figure 7 is a structural view of a conventional picture element.

Figure 8 is a complete view of the active matrix panel.



Structural View of Active Matrix Panel Figure 1




39--Thin Film Transistor

40--Liquid Crystal Cell

41--MOS Capacitor


Structural View of Active Matrix Panel Figure 2



Cross-sectional View of Active Matrix Panel Figure 3

27, 28--Silicon Thin Film

29, 30--Gate Insulating Film 31, 32--Silicon Thin Film




Cross-sectional View of Active Matrix Panel Figure 4


46, 47--Silicon Thin Film

48, 49--Gate Insulating Film

50, 51--Silicon Thin Film &




Structural View of Conventional Picture Element Figure 7




Complete View of Active Matrix Panel Figure 8

/113

58, 59, 60--Gate Line 62, 63--Constant Potential Lines 64, 65--MOS Capacitor



## Structural View of Active Matrix Panel Figure 5



66, 68--Gate Line

68, 70--MOS Capacitor

Structural View of Active Matrix Panel Figure 6

Japanese Laid-Open Patent Appln 62-10619

#### **ABSTRACT**

#### An active matrix panel

An active matrix panel with an MOS capacitor that is formed by the use of an insulating film with the same structure as that of the gate insulating film of TFT, said MOS capacitor being parallel to a capacitor provided by the liquid crystal cells forming said panel.

One electrode of the said MOS capacitor is connected to each of the picture element electrodes and the other electrode is connected to a gate wiring for picture elements or a line at a fixed potential level that is adjacent thereto in the longitudinal direction.

no IP

Yold

⑲ 日本国特許庁(JP)

⑩特許出願公開

### <sup>⑫</sup> 公 開 特 許 公 報 (A)

昭62-10619

⑤Int.Cl.⁴ G 02 F 1/13 G 09 F 9/35 G 09 G 3/36 H 01 L 27/12	識別記号 3 118 129	庁内整理番号 D-8205-2H B-7348-2H 6810-5C 8621-5C 7514-5F	審査請求		昭和62年(1 発明の数 1	987) 1月19日
			世 五 5 月 次	<b>一个明</b>	光明の数 1	(全5頁)

知発明の名称 アクティブマトリクスパネル

到特 顧 昭60−150517

**登出 顧 昭60(1985)7月9日** 

母発 明 者 三 澤 利 之 の出 願 人 セイコーエブソン株式

諏訪市大和3丁目3番5号 株式会社諏訪精工舍内

東京都新宿区西新宿2丁目4番1号

会社 ②代理人 弁理士 最上 務

明 超 書

1 発明の名称

アクティブマトリクスパネル

#### 2 特許請求の範囲

(1) 複数のデータ級、複数のゲート級、数ゲート級によって導通・非導選を制御される薄膜トランジスタ群を介してデータ際に接続される液晶セル群より成るアクティブマトリクスペネルにおいて、

的記液品セルより成るキャベッタと並列に、前記 薄膜トランジスタのゲート絶縁膜と同一構造の絶 縁膜を用いて形成された M O S キャベッタを設け たことを特徴とするアクティブマトリクスパネル。

(2) 前記 M O S キャベッタは、一方の電極を固 素電優に、他方の電極を、接方向に顕接する菌素 のゲート親又は一定電位のラインに接続したこと を特徴とする特許額求の範囲第1項記載のアクティブマトリクスパネル。 (3) 前紀MOSキャパッタのサブストレートは不純物ドープされないシリコン薄膜としたことを特徴とする特許請求の範囲第1項記載のアクティブマトリクスパネル。

(4) 前記MOSキャパッタのサブストレートは P型又はB型に不純物ドープされたシリコン薄膜 としたことを特徴とする特許請求の範囲第1項記 数のアグティブマトリクスパネル。

#### 5. 発明の詳細な説明

じ 産業上の利用分野 〕

本発明は、薄膜トランジスタ(以下、エアエと 略記する)を用いて構成されたアクティブマトリ クスペネルに関する。

〔発明の氣要〕

本発明は、エアエによって液晶を駅動して成る アクティブマトリクスペネルにかいて、前足液品より成るキャペッタを並列に、前記エアエと同一 の構造を有するw0gキャペッタを設けることによって、液晶な量を見かけ上増大させ、表示性能

THE PERSON AND THE PROPERTY OF THE PERSON OF

時間昭62-10619(2)

を向上させるものである。

〔従来の技術〕

エアエをスイッチング (大) アファチング (大) アファチング (大) アファチング (大) アファ (大) ア (大) ア (大)

[発明が解決しようとする問題点及び目的]

従来のアクティブマトリクスパネルにおいて、一番素の寸法が低に版。、機 b 、エリェのオン抵抗が B 。、 な品セルの容量が C。であったとする。ここで、前述の従来パネルに対

を解決し、良好なコントラストを有し、かつ高精 鍵なアクティブマトリクスパネルを提供すること を目的とする。

〔問題点を解決するための手段〕

前述のごとく保持時間が短縮されるのを防ぐため、アクティブマトリクス基板内に、エアエのゲート地線膜と同一構造のM 0 3 キャベシタを形成し、液晶セルの見かけ上の容量値を増加させる。

〔作 用〕

エヌエ葛板内に作り込けだw 0 S キャベショの 容量値を 0 m とすると、寸法を 1 k に 組小した アクティブマトリクスペネルの一関素の容量は 1 k 2 0。 + 0 m となる。 従って、非選択時の時定数は R 2 (1 k 2 0。 + 0 m )となり、 関素に貯えられた 電荷の保持時間が短額されるのを防ぐことが可能となる。この結果、コントラスト不良,クロストーク等を招くことなく、アクティブマトリクスペネルの高視細化を実現することが出来る。

〔实选例〕

以下、図面に基づいて本発明の実施例を辞細に

して、新面寸法を変えずに平面的な寸法の着小を はみる。 ( 新面寸法を変えるためには、エヌエの 要造プロセスの再構築と液晶のリターデーション によるコントラストの低下に対する対策が必要で あり、大変な困難を伴う。) 仮に縮小率を1と すると、折しいアクティブマトリクスパネルの豊 果寸法は、従 $\frac{a}{a}$ 、複 $\frac{b}{a}$ となる。また、エアェのオ ン抵抗、オフ抵抗は、それぞれR。。B。と変わ 5ず、液晶セルの容量は $\frac{C_4}{11}$ となる。即ち、アク ティブマトリクスパネルを平面的に縮小すること によって、資素選択時の時定数は  $B_1$   $G_0$   $-\frac{1}{k^2}$   $R_1$   $G_0$ に被少し、貿景非選択時の時定数は B<sub>2</sub> 0<sub>6</sub> → 1/2  $R_{z}$   $O_{\phi}$  に波少する。このため、資業への信号の書 も込み時間が短くたる反面、異常に貯えられた電 荷の保持時間が1/1。に短縮され、液晶セルに印加 されている電圧の実効値が減少する。このことは、 アクティブマトリクスペネルに、コントラスト不 良,クロストーク等の表示不良を引き起こす。

本 発明 は、以上に述べた様な、国象寸法の 薇 紹 化に伴う アクティブマトリクス パネルの表示不良

叔明する。

第8図に、アクティブマトリクスペキルの全体図を示す。 同窓にかいて、 5 , 6 , 7 はゲート 額、8 , 9 , 1 0 はデータ線、 1 1 , 1 2 , 1 3 , 1 4 は薄膜トランジスタ、 1 5 , 1 6 , 1 7 , 1 8 は液晶セルである。 アクティブマトリクス ペネルの動作については、 文献 「商品化された液晶ポケット・カラー・テレビ」 (日軽エレクトロニクス、 1 9 8 4 年 9 月 1 0 日 号) に詳しく述べられている。

第 1 図は、本発明のアクティブマトリクスパネルの構成を示した図である。同図にかいて、1 9 はゲート線、2 0 はデータ線、2 1 は薄膜トランジスタ、2 2 は液晶セル、2 3 は薄膜トランジスタ、5 6 は液晶セルの対向電価である。 M 0 3 キャパンタ 2 3 のゲート 2 5 は、薄膜トランジスタ 2 1 及び、液晶セル 2 2 に接続され、 M 0 3 キャパンタ 2 3 のサブスァレートは、一定電位のライン 2 4 に接続される。

時間昭62-10619(3)

第2回は、本発明のアクティアマトリクスパネルのもう一つの構成を示した図である。阿四にかいて、37はゲート離、38はデータ離、39は 世界トランジスタ、40は液晶セル、41は 理 トランジスタ 39と同一構造の M 0 3 キャパシタ 5 7 は液晶セルの対向電極である。 M 0 3 キャパシタ 4 1 のサブストレート 4 2 は でれ、 M 2 8 キャパシタ 4 1 のケート 4 3 は一定電位の ライン

位離 6 2 , 6 3 は M O S キャパシタ 6 4 , 6 5 が O B 状態となる電位に固定される。

#### [発明の効果]

アクティブマトリクスパネルを本発明を用いて 構成することによって、 賢素を養細化・高密度化 した際に生ずる保持時間の減少によるコントラス トの低下、クロストーク等の表示性能の劣化を防 止することが可能となる。

本発明は、電荷保持用のキャパシタを、液晶セルと並列に、薄膜トランジスタのケート結縁膜と

The second secon

44に接続される。

第2回のアクティブマトリクスパネルの所面標 並の一例を第4回に示す。第4回にかいて、45 は透明茶板、46,47は第1のシリコン薄膜、 48,49はゲート絶景質、50,51は第2の シリコン薄膜、52は層間絶景である。 46,48,50は、それぞれ、第2回の薄膜ト

マッ・マッ・5 0 は、それぞれ、第 2 図の薄膜トランジスタ 3 9 のサプストレート、ゲート語 緑膜、ゲートであり、 4 7 、4 9 、5 1 は、それぞれ第 2 図の M 0 5 キャパシタ 4 1 のサプストレート、ゲート語最膜、ゲートである。

第5回及び第6回は、第1回の定電位額24及び第2回の定電位額44の構成を示した図である。第5回及び第6回では、便宜上Mの3キャペシタを第1回の構成で示してあるが、これを第2回の構成に置き換えても本発明の主旨に反しない。

第 5 図は、 縦方向に 踏あった二つの 囲 素を示した 図であり、 5 8 , 5 9 , 6 0 はゲート 部、 6 1 は データ 線、 6 2 , 6 3 は 定電位 線である。 定電

同一の構造で形成することにより、前記電荷保持 用キャパショの単位面積当りの容量値を大きなも のとすることが出来る。 従って、選案内に占める 電荷保持用キャパショの面積比は小さくて済む。

また、電荷保持用のM 0 3 キャパシタを常に 0 M 状態に保つための定電位級を設けたことによって、電荷保持用キャパシタを作るための特別な製造プロセスを一切必要とせず、従来どうりのプロセスで製造可能となる。


一方、MOSキャベシタのサブストレートに不純物をドープする構造を採用すれば、製造アロセスは一工程増えるものの異説する因素のゲート報を用いてMOSキャベシタを形成出来、資素の第日率は大きく保たれる。


#### 4. 図面の簡単な説明

第1 図は本発明のアクティブマトリクスペネルの構成図。

第2日本発明のもう一つの構成図。

第3回,第4回は、それぞれ、第1回,第2回






#### 特開即62-10619(4)

に示した本角明のアクティブマトリクスパネルの

第5回,第6回は、本発明のアクティブマトリ クスパネル中の H0gキャパシタの接続を示した

第7回は、従来の買索部の構成図。

₩.



アクティアマトリクス パネルー大美式国


第 1 図




出黨人 代理人





27,28 Simon Kin him ger 17 - new - severine in a 2132 20 Ban 34 34




第 2 因









カイー オンコンコン海域

第8図

第 4 図